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1. Introduction 
The request for EV is growing fast as the demand for eco-friendly technologies increase. Conventional fossil fuels 
basis transportation system emits cumulative carbon particle to the atmosphere which lead to increasing of global 
warming issue [1], [2]. As fossil fuel extracted from earth and may come to an end, EV can replace the transportation 
system shortage of fuel in the future [3]. The call for growing demand on EV contributes to higher demand on the 
power converter system in which majorly consist of inverter and DC-DC converter. In the motor traction for EV 
propulsion of EV [4], [5], the ability to step up the storage of low voltage to higher rated usage is required and realized 
by considering DC-DC boost converter. 
For EV power delivery from source (AC grid) to EV system load, the usage of power converter is highly important 
[6], [7]. Basically, DC-DC converters consist of a group of passive components. Various switching frequency may 
impact the improvisation of converter volume, weight and overall size [8]. Furthermore, when high switching 
frequency is considered for the DC-DC converter, it can decrease the converter performance due to switching device 
stress, high switching loss [7], and electromagnetic interference (EMI).   
Today, the demand of DC-DC boost converter increases in line with the advance technology and development of 
converter arrangement for various application including EV. Moreover, the importance of DC-DC boost converter also 
Abstract: This paper presents a modular multilevel DC-DC boost converter for high voltage gain achievement 
with reduction of current and voltage stresses. Normally, conventional DC-DC boost converter (CDBC) has low 
voltage gain capability, higher current and voltage stresses which lead to high conduction loss of the 
semiconductor devices due to the circuit structure limitation. Therefore, 4-level synchronous modular multilevel 
DC-DC converter (SMMC) with Marx topology adaptation is considered to improve the limitation circuit structure 
of CDBC. Besides, the 4-level SMMC have high voltage gain achievement, it also has lower current and voltage 
stresses features. A 145 W and 48 V input voltage of 4-level SMMC has been designed and experimentally verified 
where the result is compared with CDBC. The results show that the CDBC required 0.76 of duty cycle while 4-
level SMMC only require 0.5 duty cycle to achieve 200 V output voltage, respectively. Additionally, the current 
stress decreases by 75% on input inductor and 50% reduction from voltage stress of switching as compared to the 
CDBC. Consequently, the selection rating for the components can be decreased and higher efficiency can be 
obtained for the 4-level SMMC as compared to the CDBC. 
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exists in Datacenter/ Datacom system [9], transmission of HVDC system, and renewable energy industry [10], [11]. In 
EV, the boost converter is considered in order to step-up from low state at battery bank to higher voltage value which 
suitable for busbar supply of the EV system [12], [13]. Major criteria in converter design for EV are the converter 
efficiency and lower weight, lower volume, and small current ripple strained from battery [1], [14]. This requirement 
though does not achieve because of the drawback raised by the conventional boost converter [15]. 
Consequently, the 4-level SMMC configuration lead to a better topology to attain high voltage gain. With the 
converter structure implementation of multilevel and modular principle, the high voltage gain can be achieved. A 
number of modules are organized in a multilevel arrangement in order to generate a parallel scenario during capacitor 
charging mode. Then in discharging mode, the arrangement makes the capacitor discharge in series mode [12], [16], 
[17]. The controlling of the switches at the ON and OFF state lead to achieved the SMMC principle. 
This study concentrates to design a multilevel modular converter which achieve high voltage gain with lower 
current stress and volt-age stress [18]. The comparison of both conventional converter (CDBC) and proposed multilevel 
modular DC-DC boost converter (SMMC) have done accordingly. Furthermore, both CDBC and 4-level SMMC circuit 
parameter design is also determined. In addition, the rated stresses of current are examined and compared at the 
converter input side.  
  
2. Concept of High Voltage Gain Converter 
There is variation of modular arrangements. The modular arrangement is also identified modular block or sub-
module [7]. In general, a group of modules made the modular structure. Figure 1 illustrate high voltage gain converter 
by considering modular block to CDBC. In short, the modules can be defined as a combination of a few components 
that connected to each other. Whereas, modular is a combination of a few modules that is connected to each other. Each 
module can either be dissimilar from each other or can also be identical [16]–[18]. In the meantime, the relationship of 
CDBC duty cycle with output voltage and the relationship of SMMC duty cycle with output voltage are shown in 
Figure 2 respectively. It translates that at similar duty cycle, the output voltage generated by SMMC is higher as 
compared to the one generated by CDBC. Hence, the converter with voltage gain capability can conceivably reach 
based on this clarification.  
 
 
Fig. 1 - Marx topology modular block principle 
 
Fig. 2 - Relationship of duty cycle against output voltage (p.u.) for CDBC and SMMC 
 
3. Principle of CDBC and 4-level SMMC 
Basically, the CDBC circuit structure only comprise of an inductor, one capacitor, one diode and one switching 
device [13]. In the meantime, 4-level SMMC contains of five inductors, five capacitors, four diodes and eight switching 
devices. Conferring to [16], [19], the output voltage and input voltage have a relationship and can be stated as (1). 





β =                               (1) 




Varying the converter duty cycle can step-up and step-down the output voltage of 4-level SMMC accordingly. The 
output voltage of DC-DC boost converter can further express with input voltage and duty cycle in a relationship as 





                              (2) 
3.1 Principle of CDBC 
The general circuit arrangement and operation modes of Conventional DC-DC boost converter shown in Figure 3. 
From the figure, it displays the two operation modes of the CDBC. The operation mode is decisive for the charging and 
discharging stage towards the boost inductor component [1]. The energy being step-up will be transferred from input to 
the converter output sides. In order to operate the CDBC, a simple pulse width modulation (PWM) is required for the 
switch. As illustrated in Figure 4, the switching scheme of PWM by in view of a duty cycle swing at 0.5 and 0.76, 
respectively.  
 
     
(a)  
  
    
  
 
(b)                                                                     (c) 
  
Fig. 3 - Circuit structure of CDBC (a) Main circuit structure (b) Operation mode 1 (c) Operation mode 2 
  











Fig. 4 - CDBC switching scheme for (a) 0.5 duty cycle (b) 0.76 duty cycle 
 
3.2 4-level SMMC Principle 
As shown in Figure 5, the main circuit arrangement of 4-level SMMC are stated. The circuit operation of 4-level 
SMMC can then separate into four operation modes. For high voltage gain achievement, the circuit arrangement 
intended the capacitor connect in parallel set-up in charging cycle, then abruptly change to series set-up during 
discharging mode [16], [19]. Consequently, the voltage of each charged output capacitors being added and sump up 
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before transferred to the load. This continuous and repeating process will provide the 4-level SMMC achieve the high 
voltage gain. 
During operation mode 1, the switches is turn-OFF in every stage where the switches are Sc (S1c, S2c, S3c, and 
S4c). When the stage capacitor is in series connection, the voltage is rated at the load. Hence, the diodes operate in 
reverse biased thus virtually perform an open circuit scenario. Due to the open connection for input side and output 
side, the process of charging and discharging of inductor is occurred due to the current flow [16], [17]. For operation 
mode 2, the dead-time is set at the switching, whereas for operation mode 3, an additional time-delayed is set. To avoid 
a short circuit operation, those dead-time and time-delayed is required. Besides, the dead-time and time-delayed are 
also function to ensure the switches is fully turn-ON or turn-OFF. Furthermore, dead time and time-delayed also act as 
the safeguard to avoid scenario of surge voltage and short circuit [16], [20]. In operation mode 4, all switches Sa are 
turn-OFF. In this state, the current is flow to the output side due to the diodes are in forward bias. Hence, the energy 



















































































































































Fig. 5 - Circuit structure of 4-level SMMC (a) Main circuit structure (b) Mode 1: Capacitor discharging in series 
(c) Mode 2: Dead-time (d) Mode 3: Time-delayed (e) Mode 4: Capacitor charging in parallel 
 
 Figure 6 shows the switching pattern of the circuit that runs with three signals of PWM. Sa and Sb run in the same 
shape of PWM signals while Sc run at inverse pattern compared to Sa and Sb. Nonetheless, as the dead-time and 
additional time-delayed requirement, a slightly different of duty cycle (in the range of 0.01 duty cycle or 0.2µs) have 
been set, accordingly. 
 





Sa (S1a, S2a, S3a, S4a)
Sb (S1b, S2b, S3b, S4b)
Sc (S1c, S2c, S3c, S4c)
Dead-time Time-delayed
Mode 2




Fig. 6 - 4-level SMMC switching scheme 
 
4. Parameters Design of CDBC and 4-level SMMC 
Circuit parameters design is essential to comprehend the operation of converter circuit. Principally, inductor and 
capacitor are designed based on the current ripple and voltage ripple, respectively [7], [14]. Table 1 shows the 
parameter design of inductor and capacitor for CDBC. Meanwhile, Table 2 shows the parameter design of inductor and 
capacitor of 4-level SMMC. The design inductor and capacitor are different due to the unique circuit structure of 4-
level SMMC with CDBC. 
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4.1 Parameters Value of CDBC 
Table 3 shows the parameters value for CDBC. The parameters value has been separated for both duty cycle of 0.5 
and 0.76, respectively. For comparison, 0.5 of duty cycle is selected, while 0.76 of duty cycle is considered in order to 
achieve the desired output voltage. 
Table 3 - Parameters design of the CDBC for Vout = 200 V 
Parameter Value 
D = 0.5 D = 0.76 
Output power, Pout (W) 145 
Input voltage, Vin (V) 48 
Output Voltage, Vout (V) 96 200 
Voltage gain, β 2 4.17 
Switching frequency, fsw (kHz) 50 
Inductor, L (mH) 1 
Capacitor, C (µF) 470 
 
4.2 Parameters Value of 4-level SMMC 
Table 4 illustrate the parameter design of 4-level SMMC. To achieve an output voltage of 200 V, 0.5 of duty cycle 
is considered regarding that, the input supply is 48 V. 
Table 4 - Design parameters of the 4-level SMMC for Vout = 200 V 
Parameter Value 
Output power, Pout (W) 145 
Input voltage, Vin (V) 48 
Output Voltage, Vout (V) 96 
Voltage gain, β 2 
Switching frequency, fsw (kHz) 50 
Inductor, L (mH) 1 
Output inductor, Lout (mH) 8 
Capacitor, C (µF) 470 
 
5. Result and Analyses 
In this research, the principle of the converter has been confirmed with simulation works and further confirmed 
with the experimental works, accordingly. The experimental works has been done for 145 W of CDBC and 4-level 
SMMC with input voltage of 48 V with a desired output rated of 200 V being set. Generally, there are three significant 
parameters are observed in 4-level SMMC which are the voltage gain, the stresses of voltage at capacitor, and the 
inductor current stress at input side. 
 
5.1 High Voltage Gain Achievement 
Simulation works has been performed for CDBC and 4-level SMMC converter circuit. Result from the simulation 
indicate that CDBC only produce 96 V when the duty cycle is set at 0.5. To achieve 200 V of output voltage, a higher 
duty cycle at 0.76 need to be implemented to the CDBC converter circuit. In contrast, 4-level SMMC can achieve 200 
V at 0.5 duty cycle by considering same input voltage. Thus, the boost ratio of CDBC is 4.17. The result is 
experimentally confirmed with a prototype for CDBC and 4-level SMMC converter circuit. Figure 7(a) indicate the 
CDBC experimental result when operate at 0.5 duty cycle where the output experiment result rated at 96 V. Figure 7(b) 
further show the experimental result of CDBC circuit when operated at 0.76 duty cycle for desired 200 V output 
voltage realization. 
 




        
 
Vin = 48 V





∆IL = 0.72 A
10µs/div





ILmax = 3.44 A
ILmin = 2.72 A
 
(a)        (b) 
Fig. 7 - Experimental results of CDBC when (a) D = 0.5, and (b) D = 0.76 
 
The experimental result for 4-level SMMC with input voltage at 48 V is shown in Figure 8. At 0.5 of duty cycle, 
200 V of output volt-age can be obtained. 
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IL3(ave) = 0.76 A
∆IL = 0.76 A
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Inductor Current L3 (A)
IL4(ave) = 0.72 A








Fig. 8 - Experimental result of 4-level SMMC for D = 0.5 
 
5.2 Input Inductor Current Stress Reduction 
Principally, the current flow through input inductor and input cur-rent is similar. For the input inductor, the current 
stress is equal to the maximum value of current ripple generated at the input inductor. This is further verified with the 
simulation result and experimental work done to both CDBC and 4-level SMMC system. Simulation results of CDBC 
in Figure 9 shows the value of input inductor current flow at 3 A which is equal to the input current of the converter. In 
Figure 9 (a), the converter run at duty cycle of 0.5, the current stress at input inductor is equal to 3.36 A. In Figure 9 
(b), when the CDBC converter run at duty cycle of 0.76, the stress of current at input inductor is 3.24 A. In another 
word, as the input current of the CDBC increase, the value of current stress at input inductor will also increase which 
lead to higher rating of inductor, and increase of the inductor sizing. 
 
 
Iin(min) = 2.63 A
Iin(max) = 3.36 AInput Current (A) Iin = 3 A
IL(min) = 2.63 A
IL(max) = 3.36 AInductor Current (A) IL = 3 A
    
 
Iin(min) = 2.76 A
Iin(max) = 3.24 A
Input Current (A) Iin = 3 A
IL(min) = 2.76 A
IL(max) = 3.24 A
Inductor Current (A) IL = 3 A
 
(a) (b) 
Fig. 9 - Simulation results of current stress on input inductor of CDBC at Lin = 1 mH for (a) at 0.5 duty cycle 
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0, IL
Inductor Current (A) ∆IL = 0.76 A
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Inductor Current (A) ∆IL = 0.6 A
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The result from experiment for the current flow at input inductor of 4-level SMMC is shown in Figure 10. Due to 
limitation of component rating, the input current generated at 4 A. The current flow through each four of input inductor 
of the 4-level SMMC are around 1 A with the current stress for each level is around 1.3 A. Due to the parallel 
connection, the input inductor has smaller cur-rent stress as compared to the input current. With the current flow 
through input inductors decrease, the current stress is also reduced and smaller rating of inductor and lesser size of 
inductor can be implemented in the converter circuit. 
 
∆IL3 = 0.64 A
Inductor Current IL4 (A) IL4 = 0.8 A
Inductor Current IL3 (A)
Inductor Current IL2 (A)
Inductor Current IL1 (A)
∆IL4 = 0.8 A
 IL (2 A/div) 10 µs/div
IL3 = 0.96 A
IL2 = 0.96 A
IL1 = 1 A
∆IL2 = 0.8 A




IL4 (max) = 1.2 A
IL3 (max) = 1.28 A
IL2 (max) = 1.36 A
IL1 (max) = 1.36 A
IL4 (min) = 0.4 A
IL3 (min) = 0.64 A
IL2 (min) = 0.56 A
IL1 (min) = 0.64 A  
 
Fig. 10 - Experiment result for input inductor current stress of 4-level SMMC 
 
5.3 Reduction of Voltage Stress at Converter Switch 
Conventionally, the voltage stress on switching device similar with the output voltage due to the circuit structure 
limitation. Theoretically, the main contributor to switching device (ie: MOSFET) power loss occurs at the drain-source 
area. Higher voltage converter lead to higher drain-source voltage rating which increase the switching loss. Figure 11 
shows experimental result of output voltage of CDBC when 0.5 and 0.76 of duty cycle are considered. The maxi-mum 
drain-source voltage are 96 V and 200 V when 0.5 and 0.76 of duty cycle are considered, respectively. Where the 
maximum drain-source voltage is similar with its output voltage. 
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Vout = 200 VOutput Voltage (V)
Vds (100 V/div), Vout (250 V/div)
 
(a) (b) 
Fig. 11 - Experiment results of CDBC voltage stress with Vin =48V (a) at 0.5 duty cycle, Vout = 96 V (b) at 
0.76 duty cycle, Vout = 200 V 
 
Further experimental works is done to determine the voltage stress at 4-level SMMC as shown in Figure 12. 
Different location of switching devices have been considered to remark the voltage stress value. In this case, switches 
S4a, S1b and S2c have been selected. From the result at Figure 12, it shows that all of the MOSFET maximum drain-
source voltage rated at 100V or in another words, two times lower than the CDBC MOSFET drain-source voltage for 
the same 200 V output voltage. With lower current stress achievement, MOSFET with smaller voltage rating can be 
used and smaller heat sink can be implemented to the converter system. 
 














Vds-S1b (max) = 100 V
Vds-S2c (max) = 100 V
Maximum Drain-Source Voltage S1b (V)
Maximum Drain-Source Voltage Sa2c (V)
 
 
Fig. 12 - Experiment result of 4-level SMMC voltage stress at 0.5 duty cycle with Vin =48V 
 
6. Conclusion 
The author of this paper has discussed the achievement of high voltage gain in DC-DC boost converter when 
multilevel modular structure with Marx topology is considered. According to the simulation and experimental results, it 
has been confirmed that the pro-posed 4-level SMMC able to achieve high voltage gain due to the improvement of 
circuit structure. The difference percentage the output voltage of CDBC and 4-level SMMC for a same duty cycle is 
67%. Besides, 4-level SMMC also having 75% smaller stress of current at input inductor and 50% less voltage stress at 
the converter switching device. Consequently, these will directly decrease the overall size of the inductor, decrease the 
size of heat sink and improve efficiency of the converter. 
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